]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/search
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.