]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d3f96b3) | patch
microzed_apo: Refresh of toplevel design.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 7 Feb 2017 17:50:05 +0000 (18:50 +0100)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 7 Feb 2017 19:31:03 +0000 (20:31 +0100)
commitcdf956c9bd48ff1731fd065d40dc9084772c3679
tree796c0432d0b46540b309cc4b826327e0d02d0c7atree | snapshot
parentd3f96b33e5eb1f226fd33ffe684a86ee46b360e0commit | diff
microzed_apo: Refresh of toplevel design.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
system/src/top/top.bd diff | blob | history
CAN benchmark FPGA design and software for MicroZed board