]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a77931e) | patch
microzed_apo: 16 bit bus LCD: Add register bit for program initiated reset.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 14 Feb 2017 16:29:53 +0000 (17:29 +0100)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 14 Feb 2017 16:29:53 +0000 (17:29 +0100)
commit1e886a5e597fca18d868b3a4ad2fe74446fc05d7
tree8bd265a55970dfb87bcd8de4d1bac951f9689964tree | snapshot
parenta77931eb6d20e22238a529872264aa56e2576e8ecommit | diff
microzed_apo: 16 bit bus LCD: Add register bit for program initiated reset.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
system/ip/display_16bit_cmd_data_bus_1.0/hdl/display_16bit_cmd_data_bus_v1_0.vhd diff | blob | history
system/ip/display_16bit_cmd_data_bus_1.0/hdl/display_16bit_cmd_data_bus_v1_0_S00_AXI.vhd diff | blob | history
CAN benchmark FPGA design and software for MicroZed board