]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: ce52874) | patch
microzed_apo: Refreshed top level block diagram.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 14 Feb 2017 18:27:11 +0000 (19:27 +0100)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 14 Feb 2017 18:27:11 +0000 (19:27 +0100)
commit1e02277feb8afb8f2219add41791d2f3d1559016
treebec9c8e1f578fe4150d1c71d235505757f59844atree | snapshot
parentce5287491abebec6cc0c963a73254aa4c134307ecommit | diff
microzed_apo: Refreshed top level block diagram.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
system/src/top/top.bd diff | blob | history
CAN benchmark FPGA design and software for MicroZed board