]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 4baa1e9) | patch
microzed_apo: Include skeleton for 16 bit bus connected display with local controller.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Thu, 9 Feb 2017 10:15:44 +0000 (11:15 +0100)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Thu, 9 Feb 2017 10:15:44 +0000 (11:15 +0100)
commit6dd9b8ccf692ea6db19e112284536b4970124eb7
tree26cfd8d5bcfb0086816c0b4d40fd0fe755594ba9tree | snapshot
parent4baa1e944dc5deda7cac1e5d25ab48534ed80760commit | diff
microzed_apo: Include skeleton for 16 bit bus connected display with local controller.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
16 files changed:
system/ip/display_16bit_cmd_data_bus_1.0/bd/bd.tcl [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/component.xml [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/data/display_16bit_cmd_data_bus.mdd [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/data/display_16bit_cmd_data_bus.tcl [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/src/Makefile [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/src/display_16bit_cmd_data_bus.c [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/src/display_16bit_cmd_data_bus.h [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/drivers/display_16bit_cmd_data_bus_v1_0/src/display_16bit_cmd_data_bus_selftest.c [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/example_designs/bfm_design/design.tcl [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/example_designs/bfm_design/display_16bit_cmd_data_bus_v1_0_tb.v [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/example_designs/debug_hw_design/design.tcl [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/example_designs/debug_hw_design/display_16bit_cmd_data_bus_v1_0_hw_test.tcl [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/hdl/display_16bit_cmd_data_bus_v1_0.vhd [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/hdl/display_16bit_cmd_data_bus_v1_0_M00_AXI.vhd [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/hdl/display_16bit_cmd_data_bus_v1_0_S00_AXI.vhd [new file with mode: 0644] blob
system/ip/display_16bit_cmd_data_bus_1.0/xgui/display_16bit_cmd_data_bus_v1_0.tcl [new file with mode: 0644] blob
CAN benchmark FPGA design and software for MicroZed board