]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/search
microzed_apo: 16 bit bus LCD: Add register bit for program initiated reset.