rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/search

]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/search

2015-02-15	Pavel Pisa	Remove nonstandard ieee.std_logic_arith and ieee.std_logic_u... Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-15	Pavel Pisa	Include testbed for simulation in GHDL. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-15	Pavel Pisa	Disable use of unisim library to allow simulation by... Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-15	Pavel Pisa	Include example of mapping dualported RAM mapping to... Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-15	Pavel Pisa	Include hardware design of FPGA peripherals to external... Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-13	Pavel Pisa	Switch LX_DAD default link variant to SDRAM. Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-12	Pavel Pisa	Include host tool to send code and FPGA configuration... Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>	commit \| commitdiff \| tree
2015-02-12	Pavel Pisa	Prepare build-able skeleton for LX_DAD application. Signed-off-by: Pavel Pisa <ppisa@pikron.com>	commit \| commitdiff \| tree
2015-02-12	Pavel Pisa	LX_DAD project started. Signed-off-by: Pavel Pisa <ppisa@pikron.com>	commit \| commitdiff \| tree