]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/history - openMSP430_uart.vhd
projects / fpga / virtex2 / uart.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
+ Quadcount submodule
[fpga/virtex2/uart.git] / openMSP430_uart.vhd
2011-01-09 Vladimir BurianMake RS-232 receiving work. TimerA IRQ connected to... blob | commitdiff | raw
2011-01-09 Vladimir BurianMake RS-232 transmitting work. blob | commitdiff | raw | diff to current
2011-01-09 Vladimir BurianAdded TimerA instance. IRQs are unconnected. blob | commitdiff | raw | diff to current
2011-01-09 Vladimir BurianCopied all needed files. blob | commitdiff | raw | diff to current
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board