]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/commit
projects / fpga / virtex2 / uart.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a24f1ed) | patch
Added TimerA instance. IRQs are unconnected.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 9 Jan 2011 13:53:16 +0000 (14:53 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 9 Jan 2011 13:53:16 +0000 (14:53 +0100)
commiteb72fb53bcb5d63d6e9a382d31a360f153f8932a
tree4fc1d5537510a4ee9816235bf74f3fea1c030e55tree | snapshot
parenta24f1edd0b700eb64b3e56835af9a69f926ac0d6commit | diff
Added TimerA instance. IRQs are unconnected.
openMSP430_uart.vhd diff | blob | history
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board