]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/blob - .gitmodules
projects / fpga / virtex2 / uart.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Make RS-232 receiving work. TimerA IRQ connected to the softcore. Sample application...
[fpga/virtex2/uart.git] / .gitmodules
1 [submodule "openmsp430"]
2         path = openmsp430
3         url = git@rtime.felk.cvut.cz:fpga/openmsp430
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board