]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/history - system/script
projects / fpga / zynq / canbench-sw.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / system / script /
2017-01-24 Pavel Pisamicrozed_apo: use board specific constrain file for... tree | commitdiff
2016-05-17 Martin Jerabekbootscript: changed IPs, updated paths tree | commitdiff
2016-05-16 Martin Jerabeksystem: removed reference to post-write_bitstream dist... tree | commitdiff
2016-05-16 Martin Jerabeksystem: updated build script for new Vivado version tree | commitdiff
2016-05-16 Martin Jerabeksystem: can_crossbar fixed and added to device tree... tree | commitdiff
2016-05-12 Martin Jerabeksja1000: IP fixes, corrected device-tree entry, it... tree | commitdiff
2016-05-12 Martin Jerabeksystem: updated scripts tree | commitdiff
2016-05-12 Martin Jerabekbitstream file renamed tree | commitdiff
2016-04-01 Martin Jerabeksystem: build fix, removed generated HDL wrappers tree | commitdiff
2016-03-30 Martin Jerabekadded system and petalinux configuration, scripts,... tree | commitdiff
CAN benchmark FPGA design and software for MicroZed board