]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 33fc461) | patch
system: build fix, removed generated HDL wrappers
authorMartin Jerabek <jerabma7@fel.cvut.cz>
Fri, 1 Apr 2016 08:44:59 +0000 (10:44 +0200)
committerMartin Jerabek <jerabma7@fel.cvut.cz>
Fri, 1 Apr 2016 08:44:59 +0000 (10:44 +0200)
commitdbb195f9fd8c127071e82bdea66d9e006e928f33
tree02f036ffa6097888a3b49c8a7598fe8e8952df31tree | snapshot
parent33fc4618944d82aa8731ccc916ad758d139960aecommit | diff
system: build fix, removed generated HDL wrappers
system/.gitignore diff | blob | history
system/script/build.tcl diff | blob | history
system/script/recreate.tcl diff | blob | history
system/src/top/hdl/top.vhd [deleted file] blob | history
system/src/top/hdl/top_wrapper.vhd [deleted file] blob | history
system/src/top/top.bd diff | blob | history
system/src/top/top.bxml [deleted file] blob | history
CAN benchmark FPGA design and software for MicroZed board