]> rtime.felk.cvut.cz Git - fpga/virtex2/msp_motion.git/history - mcu_periph/capture_reg16.vhd
projects / fpga / virtex2 / msp_motion.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
use of incremental encoder index signal for phase table alignment
[fpga/virtex2/msp_motion.git] / mcu_periph / capture_reg16.vhd
2011-08-03 BastMerge branch 'master' of rtime.felk.cvut.cz:/fpga/virte... master blob | commitdiff | raw
2011-08-03 BastAdded index capture register hardware blob | commitdiff | raw
MSP430 BLDC control HW and PXMC SW - top level design for Virtex 2 V2MB1000 board