]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-rocon.git/blob - sw/arch
LX master: RX CRC error is updated is status register in the same clock as seq. num.
[fpga/lx-cpu1/lx-rocon.git] / sw / arch
1 ../submodule/sysless/arch