]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/history - hw/tb/lx_dad_top_tb.vhd
Update DAD hardware testbed.
[fpga/lx-cpu1/lx-dad.git] / hw / tb / lx_dad_top_tb.vhd
2015-11-03 Pavel PisaUpdate DAD hardware testbed.
2015-02-15 Pavel PisaShift some external signals by half of clock cycle...
2015-02-15 Pavel PisaInclude testbed for simulation in GHDL.