]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/blob - .gitignore
projects / fpga / zynq / canbench-sw.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / .gitignore
1 .Xil
2 vivado*.log
3 vivado*.jou
CAN benchmark FPGA design and software for MicroZed board