rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/tree - software/

]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/tree - software/

projects / fpga / virtex2 / uart.git / tree

summary | shortlog | log | commit | commitdiff | tree
history | HEAD | snapshot

[fpga/virtex2/uart.git] / software /

drwxr-xr-x		..
-rw-r--r--	664	hardware.h	blob \| history \| raw
-rw-r--r--	1567	main.c	blob \| history \| raw
-rw-r--r--	1348	makefile	blob \| history \| raw
-rw-r--r--	176	uart.c	blob \| history \| raw
-rw-r--r--	76	uart.h	blob \| history \| raw

MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board