]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/commit
projects / fpga / virtex2 / uart.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1816856) | patch
Software modification to work whit HW UART
authorVladimir Burian <buriavl2@fel.cvut.cz>
Fri, 4 Feb 2011 19:56:41 +0000 (20:56 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Fri, 4 Feb 2011 19:56:41 +0000 (20:56 +0100)
commite4d439f4b7c5af4364f93911c067d72627326e37
tree292f5fea9d2599a9a156b14aaa8c646ae11c1edbtree | snapshot
parent18168561d4ba83c72a2bb46379eed51551045138commit | diff
Software modification to work whit HW UART

Code si almost all rewritten.
software/README.txt [deleted file] blob | history
software/fll.h [deleted file] blob | history
software/fll.s [deleted file] blob | history
software/hardware.h diff | blob | history
software/main.c diff | blob | history
software/makefile diff | blob | history
software/miniterm.py [deleted file] blob | history
software/swuart.h [deleted file] blob | history
software/swuart.s [deleted file] blob | history
software/uart.c [new file with mode: 0644] blob
software/uart.h [new file with mode: 0644] blob
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board