]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/commit
projects / fpga / virtex2 / uart.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: f4d5b9f) | patch
Building procedure changed.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Sat, 12 Feb 2011 19:42:04 +0000 (20:42 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 13 Feb 2011 12:46:28 +0000 (13:46 +0100)
commit5793e4aff64fad0fe712536bf9c7c385dcd82fa8
treef56606cca6c833be77c3ad78e7332cea54885adbtree | snapshot
parentf4d5b9f6f38ec1ae218a400828900d8f01405013commit | diff
Building procedure changed.

Makefile and all products of building are moved to the build directory.
Map and place & route steps divided into the standalone targets.
Some dependencies improved.
Readability improved.
Makefile comments added.
Makefile [deleted file] blob | history
build/Makefile [new file with mode: 0644] blob
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board