]> rtime.felk.cvut.cz Git - fpga/virtex2/msp_motion.git/commit
projects / fpga / virtex2 / msp_motion.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9d3f458) | patch
HDL Makefile added
authorVladimir Burian <buriavl2@fel.cvut.cz>
Thu, 14 Apr 2011 20:42:15 +0000 (22:42 +0200)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Thu, 14 Apr 2011 20:42:15 +0000 (22:42 +0200)
commit550facd95538ccd90b2686c8d7f3d78a1bc3c7ec
tree8a958ab8e5278f20c50612b2e1967556fd486728tree | snapshot
parent9d3f45834365a865c2d287967df1f4a10efed148commit | diff
HDL Makefile added
build/Makefile [new file with mode: 0644] blob
MSP430 BLDC control HW and PXMC SW - top level design for Virtex 2 V2MB1000 board