]> rtime.felk.cvut.cz Git - fpga/uart.git/history - tb/tb_baud_gen.vhd
projects / fpga / uart.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Baud generator ClockEnable added.
[fpga/uart.git] / tb / tb_baud_gen.vhd
2011-02-04 Vladimir BurianBaud generator ClockEnable added. blob | commitdiff | raw
2011-01-22 Vladimir BurianFirst working prototype of HW UART - TX part. blob | commitdiff | raw | diff to current
Unnamed repository; edit this file 'description' to name the repository.