]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/history - hw/cnt_div.vhd
projects / fpga / lx-cpu1 / lx-dad.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Shift some external signals by half of clock cycle to visualize synchronization.
[fpga/lx-cpu1/lx-dad.git] / hw / cnt_div.vhd
2015-02-15 Pavel PisaInclude hardware design of FPGA peripherals to external... blob | commitdiff | raw