]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/blob - sw/board
projects / fpga / lx-cpu1 / lx-dad.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Testbed changed to work when samples save is controlled from data ready signal.
[fpga/lx-cpu1/lx-dad.git] / sw / board
1 ../submodule/sysless/board