]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/tree - system/src/
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / system / src /
drwxr-xr-x   ..
drwxr-xr-x - constrs
drwxr-xr-x - top