]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/history - system/src/constrs/microzed_apo-rev1.xdc
projects / fpga / zynq / canbench-sw.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / system / src / constrs / microzed_apo-rev1.xdc
2017-07-25 Pavel Pisamicrozed_apo: Correct JX1_LVDS_21_N pin assignment... microzed_apo blob | commitdiff | raw
2017-02-28 Pavel Pisamicrozed_apo: Divide DE2 compatible FPGA_IO terminals... blob | commitdiff | raw | diff to current
2017-01-24 Pavel PisaAdded constrain file for microzed_apo. blob | commitdiff | raw | diff to current
CAN benchmark FPGA design and software for MicroZed board