]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/commit
projects / fpga / virtex2 / uart.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: becb341) | patch
+ PWM output capability.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Sat, 12 Feb 2011 22:46:34 +0000 (23:46 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 13 Feb 2011 12:46:28 +0000 (13:46 +0100)
commite46674ac277a1a88f8e0bcab9d52e683b1603fee
treea9139c0ba93dbb6bb383fd9da66b6c59ef9fee99tree | snapshot
parentbecb341a3d46f3a6458ce87a4f531f81e03e84b2commit | diff
+ PWM output capability.

Added 2 new entities: counter and omsp_pwm.
Instances of these are inserted in the top-level.
counter.vhd [new file with mode: 0644] blob
omsp_pwm.vhd [new file with mode: 0644] blob
openMSP430_uart.prj diff | blob | history
openMSP430_uart.ucf diff | blob | history
openMSP430_uart.vhd diff | blob | history
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board