]>
rtime.felk.cvut.cz Git - fpga/uart.git/log
summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
Vladimir Burian [Sat, 22 Jan 2011 22:05:16 +0000 (23:05 +0100)]
Baud_gen scale input width redefined as generic. Default value is 16.
Vladimir Burian [Sat, 22 Jan 2011 21:53:46 +0000 (22:53 +0100)]
First working prototype of HW UART - TX part.