]> rtime.felk.cvut.cz Git - fpga/uart.git/history - fifo.vhd
projects / fpga / uart.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Baud_gen scale input width redefined as generic. Default value is 16.
[fpga/uart.git] / fifo.vhd
2011-01-22 Vladimir BurianFirst working prototype of HW UART - TX part. blob | commitdiff | raw
Unnamed repository; edit this file 'description' to name the repository.