]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/history - system/ip/axi_pwm_coprocessor_1.0/xgui
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / system / ip / axi_pwm_coprocessor_1.0 / xgui /
2017-01-16 Pavel PisaInitial design stub for AXI PWM Coprocessor.