]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 90850e6) | patch
dcsimpledrv: refresh IP after trailing spaces removal.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Wed, 26 Jul 2017 18:38:00 +0000 (20:38 +0200)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Wed, 26 Jul 2017 18:38:00 +0000 (20:38 +0200)
commitee21e29000292dbe8beda02904fc24e4a243ec02
tree713b42a1bcd6fbc81653ef4bd021d15093d17adctree | snapshot
parent90850e69f4dc01cf6488f6344cfa3e461f5e6d5ecommit | diff
dcsimpledrv: refresh IP after trailing spaces removal.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
system/ip/dcsimpledrv_1.0/component.xml diff | blob | history
CAN benchmark FPGA design and software for MicroZed board