]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/commit
projects / fpga / zynq / canbench-sw.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: c6643a3) | patch
dcsimpledrv: Simple DC Motor driver - version with IRC and direct on/off output working.
authorPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 25 Jul 2017 19:08:18 +0000 (21:08 +0200)
committerPavel Pisa <pisa@cmp.felk.cvut.cz>
Tue, 25 Jul 2017 19:08:18 +0000 (21:08 +0200)
commit2af88c3fc4c0c009e61ce3c8777935e9ecb70e8a
treebaf75337587e0f9f2a6b079a85f4d10e084bce75tree | snapshot
parentc6643a3a08bf8579b015fc51c634ca8f9e0fdce6commit | diff
dcsimpledrv: Simple DC Motor driver - version with IRC and direct on/off output working.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
18 files changed:
system/ip/dcsimpledrv_1.0/bd/bd.tcl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/component.xml [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/data/dcsimpledrv.mdd [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/data/dcsimpledrv.tcl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/src/Makefile [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/src/dcsimpledrv.c [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/src/dcsimpledrv.h [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/drivers/dcsimpledrv_v1_0/src/dcsimpledrv_selftest.c [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/example_designs/bfm_design/dcsimpledrv_v1_0_tb.v [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/example_designs/bfm_design/design.tcl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/example_designs/debug_hw_design/dcsimpledrv_v1_0_hw_test.tcl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/example_designs/debug_hw_design/design.tcl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/hdl/dcsimpledrv_v1_0.vhd [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/hdl/dcsimpledrv_v1_0_S00_AXI.vhd [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/hdl/dff.vhdl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/hdl/dff3.vhdl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/hdl/qcounter_nbit.vhdl [new file with mode: 0644] blob
system/ip/dcsimpledrv_1.0/xgui/dcsimpledrv_v1_0.tcl [new file with mode: 0644] blob
CAN benchmark FPGA design and software for MicroZed board