]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-hw.git/history - power.sch
schemaric: formatting, comments; board definition file moved to SW repository
[fpga/zynq/canbench-hw.git] / power.sch
2016-05-27 Martin Jerabekschemaric: formatting, comments; board definition file... master
2016-04-25 Martin Jerabekchanged diode footprints, added text to bottom layer
2016-04-21 Martin Jerabeklayout: connectors, KEYs; added ESD protection
2016-04-20 Martin Jerabeklayout: CAN, user LEDs, KEYs, SWs, JX2
2016-04-12 Martin Jerabekfootprints positioned, better D-SUB footprints, fixes
2016-04-12 Martin Jerabekuser leds: transistors replaced by 4-channel XOR gates
2016-04-11 Martin Jerabekoptional common CAN termination, debouncing capacitors...
2016-04-10 Martin Jerabekpower: LM2676, VCCIO reg FB divider changed, footprints...
2016-04-10 Martin Jerabekpower: used TPS2260DDC, added choke footprints
2016-04-10 Martin Jerabekpower reg changed, I/O pin assignment, testpoints, CAN
2016-04-05 Martin JerabekCAN termination & merging redesigned, added connectors...
2016-03-15 Martin JerabekUsed MicroHeaders from kicad-parts
2016-03-15 Martin JerabekAdded LEDs, buttons, DC connector.
2016-03-15 Martin JerabekSeparated to hierarchical sheets.