]> rtime.felk.cvut.cz Git - fpga/openmsp430.git/commit
projects / fpga / openmsp430.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d409932) | patch
Added samples of Coregen memories.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Thu, 10 Mar 2011 12:13:19 +0000 (13:13 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Thu, 10 Mar 2011 12:13:19 +0000 (13:13 +0100)
commit7a8cb70f0fb2f4a71cfe1780e4221cc4484650bb
treee93b0c586c15ea6f4d25b95f466506706b4a9696tree | snapshot
parentd409932f4fb30534bdb8149d67b7e41d951b5d50commit | diff
Added samples of Coregen memories.

Compiled files, vhdl wrappers and templates of *.bmm files are included.
memory/coregen/coregen.cgp [new file with mode: 0644] blob
memory/coregen/ram_8x2k.ngc [new file with mode: 0644] blob
memory/coregen/ram_8x2k.vhd [new file with mode: 0644] blob
memory/coregen/ram_8x2k.xco [new file with mode: 0644] blob
memory/coregen/ram_8x4k.ngc [new file with mode: 0644] blob
memory/coregen/ram_8x4k.vhd [new file with mode: 0644] blob
memory/coregen/ram_8x4k.xco [new file with mode: 0644] blob
memory/coregen/template.bmm [new file with mode: 0644] blob
Local version/partial copy of OpenCores's openMSP430 project (http://opencores.org/project,openmsp430)