]> rtime.felk.cvut.cz Git - fpga/openmsp430.git/blob - core/timescale.v
OpenMSP430 core verilog source files moved to "core" subdirectory.
[fpga/openmsp430.git] / core / timescale.v
1 `timescale 1ns / 100ps