]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-rocon.git/history - hw/lx_rocon_top.vhd
Implement reset properly with correct polarity inside the modules
[fpga/lx-cpu1/lx-rocon.git] / hw / lx_rocon_top.vhd
2013-08-26 Martin MelounImplement reset properly with correct polarity inside...
2013-08-25 Martin MelounFPGA: Bugfixes, custom packaging and added testing...
2013-08-18 Martin MelounAdd ID register to memory bus
2013-08-18 Martin MelounAdd FPGA sources with Makefile