]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/history - system/ip/can_crossbar_1.0
projects / fpga / zynq / canbench-sw.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
microzed_apo: Correct JX1_LVDS_21_N pin assignment on FPGA_IO header.
[fpga/zynq/canbench-sw.git] / system / ip / can_crossbar_1.0 /
2016-05-24 Martin Jerabekcan_crossbar: fixed STBY bit position in register tree | commitdiff
2016-05-16 Martin Jerabeksystem: can_crossbar fixed and added to device tree... tree | commitdiff
2016-05-12 Martin Jerabekcan_crossbar: fixes (but still not working) tree | commitdiff
2016-05-12 Martin Jerabeksystem: added CAN crossbar IP tree | commitdiff
CAN benchmark FPGA design and software for MicroZed board