]> rtime.felk.cvut.cz Git - fpga/zynq/canbench-sw.git/blob - system/ip/can_crossbar_1.0/drivers/can_crossbar_v1_0/data/can_crossbar.tcl
projects / fpga / zynq / canbench-sw.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
system: added CAN crossbar IP
[fpga/zynq/canbench-sw.git] / system / ip / can_crossbar_1.0 / drivers / can_crossbar_v1_0 / data / can_crossbar.tcl
1
2
3 proc generate {drv_handle} {
4         xdefine_include_file $drv_handle "xparameters.h" "can_crossbar" "NUM_INSTANCES" "DEVICE_ID"  "C_S00_AXI_BASEADDR" "C_S00_AXI_HIGHADDR"
5 }
CAN benchmark FPGA design and software for MicroZed board