]> rtime.felk.cvut.cz Git - fpga/virtex2/uart.git/commit
projects / fpga / virtex2 / uart.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(initial) | patch
+ OpenMSP430 submodule.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 9 Jan 2011 10:58:56 +0000 (11:58 +0100)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Sun, 9 Jan 2011 10:58:56 +0000 (11:58 +0100)
commit04325406ee353e690bad026b6961ed6331c1ab0d
treec1a72e421afeb6de84b9a7d0c1c78c2586ad1909tree | snapshot
+ OpenMSP430 submodule.
.gitmodules [new file with mode: 0644] blob
openmsp430 [new submodule] blob
MSP430 simple UART echo - test top level design for Virtex 2 V2MB1000 board