]> rtime.felk.cvut.cz Git - fpga/virtex2/msp_motion.git/commit
projects / fpga / virtex2 / msp_motion.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: a6269d4) | patch
Reset changed to use Global Set Reset network.
authorVladimir Burian <buriavl2@fel.cvut.cz>
Wed, 18 May 2011 21:40:56 +0000 (23:40 +0200)
committerVladimir Burian <buriavl2@fel.cvut.cz>
Wed, 18 May 2011 21:40:56 +0000 (23:40 +0200)
commit078d4db12fc9133712b65b45c22863be28175074
tree8b6446b4af6fb13fdf56ec5df6b56b23f7b3133etree | snapshot
parenta6269d4345b1f3d715ed99fb19f91ce16e324568commit | diff
Reset changed to use Global Set Reset network.

Resets are coming only from outside of FPGA and are realized
by STARTUP_VIRTEX2 component. No other reset network is present
so the design is smaller (-86 LUT4, approx 3%). But hardware cannot
be reset form softcore MCU.
msp_motion.vhd diff | blob | history
MSP430 BLDC control HW and PXMC SW - top level design for Virtex 2 V2MB1000 board