1 ##############################################################
3 # Xilinx Core Generator version J.36
4 # Date: Sat Jan 8 22:04:28 2011
6 ##############################################################
8 # This file contains the customisation parameters for a
9 # Xilinx CORE Generator IP GUI. It is strongly recommended
10 # that you do not manually alter this file as it may cause
11 # unexpected and unsupported behavior.
13 ##############################################################
15 # BEGIN Project Options
18 SET busformat = BusFormatAngleBracketNotRipped
20 SET designentry = VHDL
22 SET devicefamily = virtex2
23 SET flowvendor = Foundation_iSE
24 SET formalverification = False
25 SET foundationsym = False
26 SET implementationfiletype = Ngc
28 SET removerpms = False
29 SET simulationfiles = Behavioral
31 SET verilogsim = False
35 SELECT Single_Port_Block_Memory family Xilinx,_Inc. 6.2
38 CSET active_clock_edge=Rising_Edge_Triggered
39 CSET additional_output_pipe_stages=0
40 CSET component_name=ram_8x512
42 CSET disable_warning_messages=true
44 CSET enable_pin_polarity=Active_Low
45 CSET global_init_value=0
46 CSET handshaking_pins=false
47 CSET has_limit_data_pitch=false
50 CSET initialization_pin_polarity=Active_High
51 CSET limit_data_pitch=18
52 CSET load_init_file=false
53 CSET port_configuration=Read_And_Write
54 CSET primitive_selection=Optimize_For_Area
55 CSET register_inputs=false
56 CSET select_primitive=16kx1
58 CSET write_enable_polarity=Active_Low
59 CSET write_mode=Read_After_Write