]> rtime.felk.cvut.cz Git - fpga/pwm.git/blob - tb/Makefile
fe0fb03548889010eb04274ba12cbfff29b268c2
[fpga/pwm.git] / tb / Makefile
1 VHDL_MAIN     = tb_mcc_master
2 VHDL_ENTITIES = counter.o \
3                 pwm.o \
4                 wave_table.o \
5                 vector_gen.o \
6                 priority_encoder.o \
7                 mcc_master.o
8
9 STOP_TIME     = 50us
10
11
12 all: $(VHDL_MAIN)
13
14 run: $(VHDL_MAIN)
15         ghdl -r $< --stop-time=$(STOP_TIME) --vcd=$<.vcd
16
17 view: run
18         gtkwave $(VHDL_MAIN).vcd $(VHDL_MAIN).sav
19
20 $(VHDL_MAIN): $(VHDL_ENTITIES) $(VHDL_MAIN).o
21         ghdl -e -fexplicit --ieee=synopsys $@
22
23 %.o: %.vhd
24         ghdl -a -fexplicit --ieee=synopsys $<
25
26 %.o: ../%.vhd
27         ghdl -a -fexplicit --ieee=synopsys $<
28
29 clean:
30         rm -Rf *.o *.vcd $(VHDL_MAIN) results.txt work-obj93.cf
31