]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/tumbl.git/history - hw/fetch.vhd
Add halt and wire out bad op signal
[fpga/lx-cpu1/tumbl.git] / hw / fetch.vhd
2013-09-06 Martin MelounAdd halt and wire out bad op signal
2013-09-05 Martin MelounInitial commit for MBLite+ Tumbl (used as coprocessor)