]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-rocon.git/blob - .gitignore
Remove next_ prefix from chip selects/clock enables to reflect real phase.
[fpga/lx-cpu1/lx-rocon.git] / .gitignore
1 _build