]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-rocon.git/blob - .gitignore
projects / fpga / lx-cpu1 / lx-rocon.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
Redesign external bus access timing and logic.
[fpga/lx-cpu1/lx-rocon.git] / .gitignore
1 _build
Unnamed repository; edit this file 'description' to name the repository.