]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/history - hw
projects / fpga / lx-cpu1 / lx-dad.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Testbed updated -g option to work with latest GHDL.
[fpga/lx-cpu1/lx-dad.git] / hw /
2017-09-21 Pavel PisaTestbed updated -g option to work with latest GHDL. master tree | commitdiff
2015-11-03 Pavel PisaSetup of viewed signals for GTK Wave updated. tree | commitdiff
2015-11-03 Pavel PisaTestbed changed to work when samples save is controlled... tree | commitdiff
2015-11-03 Pavel PisaRe-implemented ADC start logic to enable multiple sampl... tree | commitdiff
2015-11-03 Pavel PisaUpdate DAD hardware testbed. tree | commitdiff
2015-05-25 Jan Novotnyall files updated to latest versions tree | commitdiff
2015-05-20 Jan Novotnyfixed FPGA buggs, added support for single shot measure... tree | commitdiff
2015-04-30 Jan Novotnymodified project files to support new features tree | commitdiff
2015-04-30 Jan Novotnyextended memotry for 2 samples of sensor data tree | commitdiff
2015-04-30 Jan Novotnyadded sensor clock generation files addn ADC readout... tree | commitdiff
2015-02-15 Pavel PisaShift some external signals by half of clock cycle... tree | commitdiff
2015-02-15 Pavel PisaSimplify FPGA design external CPU read logic. tree | commitdiff
2015-02-15 Pavel PisaGit ignore build outputs. tree | commitdiff
2015-02-15 Pavel PisaRemove nonstandard ieee.std_logic_arith and ieee.std_lo... tree | commitdiff
2015-02-15 Pavel PisaInclude testbed for simulation in GHDL. tree | commitdiff
2015-02-15 Pavel PisaDisable use of unisim library to allow simulation by... tree | commitdiff
2015-02-15 Pavel PisaInclude example of mapping dualported RAM mapping to... tree | commitdiff
2015-02-15 Pavel PisaInclude hardware design of FPGA peripherals to external... tree | commitdiff