]> rtime.felk.cvut.cz Git - fpga/lx-cpu1/lx-dad.git/log
fpga/lx-cpu1/lx-dad.git
6 years agoTestbed updated -g option to work with latest GHDL. master
Pavel Pisa [Thu, 21 Sep 2017 11:27:38 +0000 (13:27 +0200)]
Testbed updated -g option to work with latest GHDL.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoGraph plot added into Python test software.
Pavel Pisa [Tue, 3 Nov 2015 20:04:00 +0000 (21:04 +0100)]
Graph plot added into Python test software.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoImplemented multiple samples per pixel and times tuning in the test software.
Pavel Pisa [Tue, 3 Nov 2015 20:03:14 +0000 (21:03 +0100)]
Implemented multiple samples per pixel and times tuning in the test software.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoSetup of viewed signals for GTK Wave updated.
Pavel Pisa [Tue, 3 Nov 2015 20:02:06 +0000 (21:02 +0100)]
Setup of viewed signals for GTK Wave updated.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoTestbed changed to work when samples save is controlled from data ready signal.
Pavel Pisa [Tue, 3 Nov 2015 20:01:33 +0000 (21:01 +0100)]
Testbed changed to work when samples save is controlled from data ready signal.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoRe-implemented ADC start logic to enable multiple samples per pixel mode.
Pavel Pisa [Tue, 3 Nov 2015 19:59:45 +0000 (20:59 +0100)]
Re-implemented ADC start logic to enable multiple samples per pixel mode.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoUpdate DAD hardware testbed.
Pavel Pisa [Tue, 3 Nov 2015 11:18:13 +0000 (12:18 +0100)]
Update DAD hardware testbed.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoSimple tool to capture scans written in Python.
Pavel Pisa [Tue, 27 Oct 2015 20:58:13 +0000 (21:58 +0100)]
Simple tool to capture scans written in Python.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoAdded commands to control echo mode and check commands FIFOs round-trip.
Pavel Pisa [Tue, 27 Oct 2015 20:57:24 +0000 (21:57 +0100)]
Added commands to control echo mode and check commands FIFOs round-trip.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoClean DAD test code a little to use symbolic names for registers and bits.
Pavel Pisa [Tue, 27 Oct 2015 17:34:15 +0000 (18:34 +0100)]
Clean DAD test code a little to use symbolic names for registers and bits.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agosysless: update for cmdproc correct return value of cmd_io_as_file_write().
Pavel Pisa [Tue, 27 Oct 2015 17:22:07 +0000 (18:22 +0100)]
sysless: update for cmdproc correct return value of cmd_io_as_file_write().

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoUpdate uLUt and sysless submodules.
Pavel Pisa [Tue, 27 Oct 2015 14:02:44 +0000 (15:02 +0100)]
Update uLUt and sysless submodules.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoAdd the second command processor instance for CDC ACM USB interface.
Pavel Pisa [Thu, 30 Jul 2015 20:45:01 +0000 (22:45 +0200)]
Add the second command processor instance for CDC ACM USB interface.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agoUSB CDC ACM use maximal packet length - 64 bytes.
Pavel Pisa [Tue, 28 Jul 2015 17:29:18 +0000 (19:29 +0200)]
USB CDC ACM use maximal packet length - 64 bytes.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agoCompute USB engine event mask by function.
Pavel Pisa [Tue, 28 Jul 2015 17:28:56 +0000 (19:28 +0200)]
Compute USB engine event mask by function.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agoUSB CDC ACM send zero length packet if previous one is full and no more data.
Pavel Pisa [Tue, 28 Jul 2015 17:27:59 +0000 (19:27 +0200)]
USB CDC ACM send zero length packet if previous one is full and no more data.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agoTest option to use cmdproc IO as POSIX FILE stream.
Pavel Pisa [Tue, 28 Jul 2015 17:27:17 +0000 (19:27 +0200)]
Test option to use cmdproc IO as POSIX FILE stream.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agoUSB CDC ACM target for command processor implemented.
Pavel Pisa [Tue, 28 Jul 2015 17:24:04 +0000 (19:24 +0200)]
USB CDC ACM target for command processor implemented.

The support is based on new USB CDC ACM implementation.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
8 years agouLUt and sysless submodules updated.
Pavel Pisa [Thu, 30 Jul 2015 20:50:35 +0000 (22:50 +0200)]
uLUt and sysless submodules updated.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
8 years agoall files updated to latest versions
Jan Novotny [Mon, 25 May 2015 07:45:12 +0000 (09:45 +0200)]
all files updated to latest versions

clock generation now with support for multipe reads per sensor pixel

8 years agofixed FPGA buggs, added support for single shot measurement (fpga does 2 measurements...
Jan Novotny [Wed, 20 May 2015 18:07:52 +0000 (20:07 +0200)]
fixed FPGA buggs, added support for single shot measurement (fpga does 2 measurements - first to clear the sensor), modified CPU code to do both single shot reads and reads from continuous

8 years agoadded custom test to see if memory mapped sensor control can be accessed
Jan Novotny [Thu, 30 Apr 2015 12:20:45 +0000 (14:20 +0200)]
added custom test to see if memory mapped sensor control can be accessed

8 years agomodified LED blinking speed to be less distractive
Jan Novotny [Thu, 30 Apr 2015 12:19:43 +0000 (14:19 +0200)]
modified LED blinking speed to be less distractive

8 years agomodified project files to support new features
Jan Novotny [Thu, 30 Apr 2015 12:18:53 +0000 (14:18 +0200)]
modified project files to support new features

8 years agoextended memotry for 2 samples of sensor data
Jan Novotny [Thu, 30 Apr 2015 12:18:27 +0000 (14:18 +0200)]
extended memotry for 2 samples of sensor data

8 years agoadded sensor clock generation files addn ADC readout and control
Jan Novotny [Thu, 30 Apr 2015 12:17:53 +0000 (14:17 +0200)]
added sensor clock generation files addn ADC readout and control

9 years agoInclude simple scripts to build, load and run project on target.
Pavel Pisa [Sun, 15 Feb 2015 11:03:58 +0000 (12:03 +0100)]
Include simple scripts to build, load and run project on target.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoShift some external signals by half of clock cycle to visualize synchronization.
Pavel Pisa [Sun, 15 Feb 2015 10:55:49 +0000 (11:55 +0100)]
Shift some external signals by half of clock cycle to visualize synchronization.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoSimplify FPGA design external CPU read logic.
Pavel Pisa [Sun, 15 Feb 2015 10:55:02 +0000 (11:55 +0100)]
Simplify FPGA design external CPU read logic.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoGit ignore build outputs.
Pavel Pisa [Sun, 15 Feb 2015 10:54:11 +0000 (11:54 +0100)]
Git ignore build outputs.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoRemove nonstandard ieee.std_logic_arith and ieee.std_logic_unsigned libraries.
Pavel Pisa [Sun, 15 Feb 2015 03:08:47 +0000 (04:08 +0100)]
Remove nonstandard ieee.std_logic_arith and ieee.std_logic_unsigned libraries.

This makes GHDL happy and can be used in standard mode.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoInclude testbed for simulation in GHDL.
Pavel Pisa [Sun, 15 Feb 2015 02:54:39 +0000 (03:54 +0100)]
Include testbed for simulation in GHDL.

Some top level attributes required for safe build for real hardware
with asynchronous external access has to be disabled for GHDL simulation.

  -- XST attributes
  attribute REGISTER_DUPLICATION : string;
- attribute REGISTER_DUPLICATION of rd : signal is "NO";
+ --attribute REGISTER_DUPLICATION of rd : signal is "NO";
  attribute REGISTER_DUPLICATION of rd_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of bls : signal is "NO";
+ --attribute REGISTER_DUPLICATION of bls : signal is "NO";
  attribute REGISTER_DUPLICATION of bls_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of address : signal is "NO";
+ --attribute REGISTER_DUPLICATION of address : signal is "NO";
  attribute REGISTER_DUPLICATION of address_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of cs0_xc : signal is "NO";
+ --attribute REGISTER_DUPLICATION of cs0_xc : signal is "NO";
  attribute REGISTER_DUPLICATION of cs0_xc_f_s : signal is "NO";

  -- XST attributes
  attribute REGISTER_DUPLICATION : string;
- attribute REGISTER_DUPLICATION of rd : signal is "NO";
+ --attribute REGISTER_DUPLICATION of rd : signal is "NO";
  attribute REGISTER_DUPLICATION of rd_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of bls : signal is "NO";
+ --attribute REGISTER_DUPLICATION of bls : signal is "NO";
  attribute REGISTER_DUPLICATION of bls_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of address : signal is "NO";
+ --attribute REGISTER_DUPLICATION of address : signal is "NO";
  attribute REGISTER_DUPLICATION of address_f_s : signal is "NO";
- attribute REGISTER_DUPLICATION of cs0_xc : signal is "NO";
+ --attribute REGISTER_DUPLICATION of cs0_xc : signal is "NO";
  attribute REGISTER_DUPLICATION of cs0_xc_f_s : signal is "NO";

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoDisable use of unisim library to allow simulation by GHDL.
Pavel Pisa [Sun, 15 Feb 2015 02:50:08 +0000 (03:50 +0100)]
Disable use of unisim library to allow simulation by GHDL.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoInclude example of mapping dualported RAM mapping to example component.
Pavel Pisa [Sun, 15 Feb 2015 02:49:22 +0000 (03:49 +0100)]
Include example of mapping dualported RAM mapping to example component.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoInclude hardware design of FPGA peripherals to external LPC bus connection.
Pavel Pisa [Sun, 15 Feb 2015 00:36:19 +0000 (01:36 +0100)]
Include hardware design of FPGA peripherals to external LPC bus connection.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoSwitch LX_DAD default link variant to SDRAM.
Pavel Pisa [Fri, 13 Feb 2015 10:01:14 +0000 (11:01 +0100)]
Switch LX_DAD default link variant to SDRAM.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoInclude host tool to send code and FPGA configuration to LX_CPU board.
Pavel Pisa [Thu, 12 Feb 2015 23:55:02 +0000 (00:55 +0100)]
Include host tool to send code and FPGA configuration to LX_CPU board.

Signed-off-by: Pavel Pisa <pisa@cmp.felk.cvut.cz>
9 years agoPrepare build-able skeleton for LX_DAD application.
Pavel Pisa [Thu, 12 Feb 2015 23:47:42 +0000 (00:47 +0100)]
Prepare build-able skeleton for LX_DAD application.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>
9 years agoLX_DAD project started.
Pavel Pisa [Thu, 12 Feb 2015 22:55:24 +0000 (23:55 +0100)]
LX_DAD project started.

The aim of this project is to experiment with Hamamatsu
diode array based spectrophotometer. LX_CPU1 board
designed by Petr Porazil is used as base for experiment.
Board combines NXP LPC4088, Xilinx Spartan 6 FPGA
and 32 MB of SDRAM.

Included template based on PiKRON embedded projects
to allow build of sysless and other libraries.

Signed-off-by: Pavel Pisa <ppisa@pikron.com>