1 /* -------------------------------- Arctic Core ------------------------------
2 * Arctic Core - the open source AUTOSAR platform http://arccore.com
4 * Copyright (C) 2009 ArcCore AB <contact@arccore.com>
6 * This source code is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License version 2 as published by the
8 * Free Software Foundation; See <http://www.gnu.org/licenses/old-licenses/gpl-2.0.txt>.
10 * This program is distributed in the hope that it will be useful, but
11 * WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
12 * or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
14 * -------------------------------- Arctic Core ------------------------------*/
25 #include "Std_Types.h"
\r
31 #include "mpc55xx.h"
\r
37 //#define USE_TRACE 1
\r
38 //#define USE_DEBUG_PRINT 1
\r
41 #define SYSCLOCK_SELECT_PLL 0x2
\r
43 #if defined(CFG_MPC5567)
\r
44 #define CALC_SYSTEM_CLOCK(_extal,_emfd,_eprediv,_erfd) \
\r
45 ( (_extal) * ((_emfd)+4) / (((_eprediv)+1)*(1<<(_erfd))) )
\r
47 #define CALC_SYSTEM_CLOCK(_extal,_emfd,_eprediv,_erfd) \
\r
48 ( (_extal) * ((_emfd)+16) / (((_eprediv)+1)*((_erfd)+1)) )
\r
51 typedef void (*vfunc_t)();
\r
53 /* Function declarations. */
\r
54 static void Mcu_ConfigureFlash(void);
\r
58 uint32 lossOfLockCnt;
\r
59 uint32 lossOfClockCnt;
\r
63 * Type that holds all global data for Mcu
\r
67 // Set if Mcu_Init() have been called
\r
71 const Mcu_ConfigType *config;
\r
73 Mcu_ClockType clockSetting;
\r
79 /* Development error macros. */
\r
80 #if ( MCU_DEV_ERROR_DETECT == STD_ON )
\r
81 #define VALIDATE(_exp,_api,_err ) \
\r
83 Det_ReportError(MODULE_ID_MCU,0,_api,_err); \
\r
87 #define VALIDATE_W_RV(_exp,_api,_err,_rv ) \
\r
89 Det_ReportError(MODULE_ID_MCU,0,_api,_err); \
\r
93 #define VALIDATE(_exp,_api,_err )
\r
94 #define VALIDATE_W_RV(_exp,_api,_err,_rv )
\r
98 Mcu_GlobalType Mcu_Global =
\r
101 .config = &McuConfigData[0],
\r
104 //-------------------------------------------------------------------
\r
106 static void Mcu_LossOfLock( void ) {
\r
108 Dem_ReportErrorStatus(MCU_E_CLOCK_FAILURE, DEM_EVENT_STATUS_FAILED);
111 Mcu_Global.stats.lossOfLockCnt++;
\r
113 FMPLL.SYNSR.B.LOLF = 1;
\r
117 //-------------------------------------------------------------------
\r
118 static void Mcu_LossOfCLock( void ) {
\r
120 /* Should report MCU_E_CLOCK_FAILURE with DEM here */
\r
122 Mcu_Global.stats.lossOfClockCnt++;
\r
124 FMPLL.SYNSR.B.LOCF = 1;
\r
128 #define SPR_PIR 286
\r
129 #define SPR_PVR 287
\r
131 #define CORE_PVR_E200Z1 0x81440000UL
\r
132 #define CORE_PVR_E200Z0 0x81710000UL
133 #define CORE_PVR_E200Z3 0x81120000UL
\r
134 #define CORE_PVR_E200Z6 0x81170000UL
\r
147 cpu_info_t cpu_info_list[] =
\r
149 #if defined(CFG_MPC5516)
\r
152 .pvr = CORE_PVR_E200Z1,
\r
156 .pvr = CORE_PVR_E200Z0,
\r
158 #elif defined(CFG_MPC5567)
\r
161 .pvr = CORE_PVR_E200Z6,
\r
163 #elif defined(CFG_MPC5633)
166 .pvr = CORE_PVR_E200Z3,
171 core_info_t core_info_list[] = {
\r
172 #if defined(CFG_MPC5516)
\r
174 .name = "CORE_E200Z1",
\r
175 .pvr = CORE_PVR_E200Z1,
\r
178 .name = "CORE_E200Z1",
\r
179 .pvr = CORE_PVR_E200Z1,
\r
181 #elif defined(CFG_MPC5567)
\r
183 .name = "CORE_E200Z6",
\r
184 .pvr = CORE_PVR_E200Z6,
\r
186 #elif defined(CFG_MPC5633)
188 .name = "CORE_E200Z3",
189 .pvr = CORE_PVR_E200Z3,
195 #if !defined(ARRAY_SIZE)
\r
196 #define ARRAY_SIZE(_x) (sizeof(_x)/sizeof((_x)[0]))
\r
199 static cpu_info_t *Mcu_IdentifyCpu(uint32 pvr)
\r
202 for (i = 0; i < ARRAY_SIZE(cpu_info_list); i++) {
\r
203 if (cpu_info_list[i].pvr == pvr) {
\r
204 return &cpu_info_list[i];
\r
211 static core_info_t *Mcu_IdentifyCore(uint32 pvr)
\r
214 for (i = 0; i < ARRAY_SIZE(core_info_list); i++) {
\r
215 if (core_info_list[i].pvr == pvr) {
\r
216 return &core_info_list[i];
\r
224 static uint32 Mcu_CheckCpu( void ) {
\r
228 cpu_info_t *cpuType;
\r
229 core_info_t *coreType;
\r
231 // We have to registers to read here, PIR and PVR
\r
233 pir = get_spr(SPR_PIR);
\r
234 pvr = get_spr(SPR_PVR);
\r
236 cpuType = Mcu_IdentifyCpu(pvr);
\r
237 coreType = Mcu_IdentifyCore(pvr);
\r
239 if( (cpuType == NULL) || (coreType == NULL) ) {
\r
244 //DEBUG(DEBUG_HIGH,"/drivers/mcu: Cpu: %s( 0x%08x )\n",cpuType->name,pvr);
\r
245 //DEBUG(DEBUG_HIGH,"/drivers/mcu: Core: %s( 0x%08x )\n",coreType->name,pvr);
\r
251 //-------------------------------------------------------------------
\r
253 void Mcu_Init(const Mcu_ConfigType *configPtr)
\r
255 VALIDATE( ( NULL != configPtr ), MCU_INIT_SERVICE_ID, MCU_E_PARAM_CONFIG );
\r
257 if( !SIMULATOR() ) {
\r
261 memset(&Mcu_Global.stats,0,sizeof(Mcu_Global.stats));
\r
267 Mcu_ConfigureFlash();
\r
269 Mcu_Global.config = configPtr;
\r
270 Mcu_Global.initRun = 1;
\r
272 if( Mcu_Global.config->McuClockSrcFailureNotification == TRUE ){
\r
273 // Enable loss of lock interrupt
\r
275 Irq_AttachIsr1(Mcu_LossOfLock, NULL, PLL_SYNSR_LOLF,10 );
\r
276 #if defined(CFG_MPC5516)
\r
277 // FMPLL.SYNCR.B.LOCIRQ = 1; TODO: Kolla denna bortkommentering med Mårten.
\r
278 FMPLL.ESYNCR2.B.LOLIRQ = 1;
\r
279 #elif defined(CFG_MPC5554) || defined(CFG_MPC5567)
\r
280 FMPLL.SYNCR.B.LOLIRQ = 1;
\r
282 Irq_AttachIsr1(Mcu_LossOfCLock, NULL, PLL_SYNSR_LOCF,10 );
\r
283 #if defined(CFG_MPC5516)
\r
284 // FMPLL.SYNCR.B.LOCIRQ = 1; TODO: Kolla denna bortkommentering med Mårten.
\r
285 FMPLL.ESYNCR2.B.LOCIRQ = 1;
\r
286 #elif defined(CFG_MPC5554) || defined(CFG_MPC5567)
\r
287 FMPLL.SYNCR.B.LOCIRQ = 1;
\r
291 //-------------------------------------------------------------------
\r
295 Mcu_Global.initRun = FALSE; // Very simple Deinit. Should we do more?
\r
298 //-------------------------------------------------------------------
\r
299 Std_ReturnType Mcu_InitRamSection(const Mcu_RamSectionType RamSection)
\r
301 VALIDATE_W_RV( ( 1 == Mcu_Global.initRun ), MCU_INITRAMSECTION_SERVICE_ID, MCU_E_UNINIT, E_NOT_OK );
\r
302 VALIDATE_W_RV( ( RamSection <= Mcu_Global.config->McuRamSectors ), MCU_INITRAMSECTION_SERVICE_ID, MCU_E_PARAM_RAMSECTION, E_NOT_OK );
\r
304 /* NOT SUPPORTED, reason: no support for external RAM */
\r
311 //-------------------------------------------------------------------
\r
313 Std_ReturnType Mcu_InitClock(const Mcu_ClockType ClockSetting)
\r
315 Mcu_ClockSettingConfigType *clockSettingsPtr;
\r
316 VALIDATE_W_RV( ( 1 == Mcu_Global.initRun ), MCU_INITCLOCK_SERVICE_ID, MCU_E_UNINIT, E_NOT_OK );
\r
317 VALIDATE_W_RV( ( ClockSetting < Mcu_Global.config->McuClockSettings ), MCU_INITCLOCK_SERVICE_ID, MCU_E_PARAM_CLOCK, E_NOT_OK );
\r
319 Mcu_Global.clockSetting = ClockSetting;
\r
320 clockSettingsPtr = &Mcu_Global.config->McuClockSettingConfig[Mcu_Global.clockSetting];
\r
323 // TODO: find out if the 5554 really works like the 5516 here
\r
324 // All three (16, 54, 67) used to run the same code here though, so i'm sticking it with 5516
\r
325 #if defined(CFG_MPC5516) || defined(CFG_MPC5554)
\r
327 * Fsys - System frequency ( CPU + all periperals? )
\r
329 * Fsys = EXTAL_FREQ *( (emfd+16) / ( (eprediv+1) * ( erfd+1 )) ) )
\r
332 assert((clockSettingsPtr->Pll2>=32) && (clockSettingsPtr->Pll2<=132));
\r
333 assert( (clockSettingsPtr->Pll1 != 6) &&
\r
334 (clockSettingsPtr->Pll1 != 8) &&
\r
335 (clockSettingsPtr->Pll1 < 10) );
\r
336 assert( clockSettingsPtr->Pll3 & 1); // Must be odd
\r
337 #elif defined(CFG_MPC5567)
\r
338 /* 5567 clock info:
\r
339 * Fsys = EXTAL_FREQ *( (emfd+4) / ( (eprediv+1) * ( 2^erfd )) ) )
\r
342 assert(clockSettingsPtr->Pll2 < 16);
\r
343 assert(clockSettingsPtr->Pll1 <= 4);
\r
344 assert(clockSettingsPtr->Pll3 < 8);
\r
348 #if defined(USE_DEBUG_PRINT)
\r
350 uint32 extal = Mcu_Global.config->McuClockSettingConfig[Mcu_Global.clockSetting].McuClockReferencePointFrequency;
\r
353 f_sys = CALC_SYSTEM_CLOCK( extal,
\r
354 clockSettingsPtr->Pll2,
\r
355 clockSettingsPtr->Pll1,
\r
356 clockSettingsPtr->Pll3 );
\r
358 //DEBUG(DEBUG_HIGH,"/drivers/mcu: F_sys will be:%08d Hz\n",f_sys);
\r
362 #if defined(CFG_MPC5516)
\r
363 // External crystal PLL mode.
\r
364 FMPLL.ESYNCR1.B.CLKCFG = 7; //TODO: Hur ställa detta för 5567?
\r
366 // Write pll parameters.
\r
367 FMPLL.ESYNCR1.B.EPREDIV = clockSettingsPtr->Pll1;
\r
368 FMPLL.ESYNCR1.B.EMFD = clockSettingsPtr->Pll2;
\r
369 FMPLL.ESYNCR2.B.ERFD = clockSettingsPtr->Pll3;
\r
371 // Connect SYSCLK to FMPLL
\r
372 SIU.SYSCLK.B.SYSCLKSEL = SYSCLOCK_SELECT_PLL;
\r
373 #elif defined(CFG_MPC5554) || defined(CFG_MPC5567)
\r
374 // Partially following the steps in MPC5567 RM..
\r
375 FMPLL.SYNCR.B.DEPTH = 0;
\r
376 FMPLL.SYNCR.B.LOLRE = 0;
\r
377 FMPLL.SYNCR.B.LOLIRQ = 0;
\r
379 FMPLL.SYNCR.B.PREDIV = clockSettingsPtr->Pll1;
\r
380 FMPLL.SYNCR.B.MFD = clockSettingsPtr->Pll2;
\r
381 FMPLL.SYNCR.B.RFD = clockSettingsPtr->Pll3;
\r
383 // Wait for PLL to sync.
\r
384 while (Mcu_GetPllStatus() != MCU_PLL_LOCKED)
\r
387 FMPLL.SYNCR.B.LOLIRQ = 1;
\r
393 //-------------------------------------------------------------------
\r
395 void Mcu_DistributePllClock(void)
\r
397 VALIDATE( ( 1 == Mcu_Global.initRun ), MCU_DISTRIBUTEPLLCLOCK_SERVICE_ID, MCU_E_UNINIT );
\r
398 VALIDATE( ( FMPLL.SYNSR.B.LOCK == 1 ), MCU_DISTRIBUTEPLLCLOCK_SERVICE_ID, MCU_E_PLL_NOT_LOCKED );
\r
400 /* NOT IMPLEMENTED due to pointless function on this hardware */
\r
404 //-------------------------------------------------------------------
\r
406 Mcu_PllStatusType Mcu_GetPllStatus(void)
\r
408 VALIDATE_W_RV( ( 1 == Mcu_Global.initRun ), MCU_GETPLLSTATUS_SERVICE_ID, MCU_E_UNINIT, MCU_PLL_STATUS_UNDEFINED );
\r
409 Mcu_PllStatusType rv;
\r
413 if ( !FMPLL.SYNSR.B.LOCK )
\r
415 rv = MCU_PLL_UNLOCKED;
\r
418 rv = MCU_PLL_LOCKED;
\r
423 /* We are running on instruction set simulator. PLL is then always in sync... */
\r
424 rv = MCU_PLL_LOCKED;
\r
430 //-------------------------------------------------------------------
\r
432 Mcu_ResetType Mcu_GetResetReason(void)
\r
436 VALIDATE_W_RV( ( 1 == Mcu_Global.initRun ), MCU_GETRESETREASON_SERVICE_ID, MCU_E_UNINIT, MCU_RESET_UNDEFINED );
\r
438 if( SIU.RSR.B.SSRS ) {
\r
440 } else if( SIU.RSR.B.WDRS ) {
\r
441 rv = MCU_WATCHDOG_RESET;
\r
442 } else if( SIU.RSR.B.PORS || SIU.RSR.B.ERS ) {
\r
443 rv = MCU_POWER_ON_RESET;
\r
445 rv = MCU_RESET_UNDEFINED;
\r
451 //-------------------------------------------------------------------
\r
453 Mcu_RawResetType Mcu_GetResetRawValue(void)
\r
455 VALIDATE_W_RV( ( 1 == Mcu_Global.initRun ), MCU_GETRESETREASON_SERVICE_ID, MCU_E_UNINIT, MCU_GETRESETRAWVALUE_UNINIT_RV );
\r
457 if( !Mcu_Global.initRun ) {
\r
458 return MCU_GETRESETRAWVALUE_UNINIT_RV;
\r
464 //-------------------------------------------------------------------
\r
466 #if ( MCU_PERFORM_RESET_API == STD_ON )
\r
467 void Mcu_PerformReset(void)
\r
469 VALIDATE( ( 1 == Mcu_Global.initRun ), MCU_PERFORMRESET_SERVICE_ID, MCU_E_UNINIT );
\r
472 SIU.SRCR.B.SSR = 1;
\r
477 //-------------------------------------------------------------------
\r
479 void Mcu_SetMode(const Mcu_ModeType McuMode)
\r
481 VALIDATE( ( 1 == Mcu_Global.initRun ), MCU_SETMODE_SERVICE_ID, MCU_E_UNINIT );
\r
482 // VALIDATE( ( McuMode <= Mcu_Global.config->McuNumberOfMcuModes ), MCU_SETMODE_SERVICE_ID, MCU_E_PARAM_MODE );
\r
485 /* NOT SUPPORTED */
\r
488 //-------------------------------------------------------------------
\r
491 * Get the system clock in Hz. It calculates the clock from the
\r
492 * different register settings in HW.
\r
494 uint32_t McuE_GetSystemClock(void)
\r
497 * System clock calculation
\r
499 * 5516 - f_sys = extal * (emfd+16) / ( (eprediv+1) * ( erfd+1 ));
\r
500 * 5567 - f_sys = extal * (emfd+4) / ( (eprediv+1) * ( 2^erfd ));
501 * 563x - We run in legacy mode = 5567
503 #if defined(CFG_MPC5516)
\r
504 uint32_t eprediv = FMPLL.ESYNCR1.B.EPREDIV;
\r
505 uint32_t emfd = FMPLL.ESYNCR1.B.EMFD;
\r
506 uint32_t erfd = FMPLL.ESYNCR2.B.ERFD;
\r
507 #elif defined(CFG_MPC5554) || defined(CFG_MPC5567) || defined(CFG_MPC5633)
\r
508 uint32_t eprediv = FMPLL.SYNCR.B.PREDIV;
\r
509 uint32_t emfd = FMPLL.SYNCR.B.MFD;
\r
510 uint32_t erfd = FMPLL.SYNCR.B.RFD;
\r
513 uint32 extal = Mcu_Global.config->McuClockSettingConfig[Mcu_Global.clockSetting].McuClockReferencePointFrequency;
\r
515 f_sys = CALC_SYSTEM_CLOCK(extal,emfd,eprediv,erfd);
520 imask_t McuE_EnterCriticalSection()
\r
522 uint32_t msr = get_msr();
\r
527 void McuE_ExitCriticalSection(uint32_t old_state)
\r
529 set_msr(old_state);
\r
533 * Get the peripheral clock in Hz for a specific device
\r
536 uint32_t McuE_GetPeripheralClock(McuE_PeriperalClock_t type)
\r
538 #if defined(CFG_MPC5567)
\r
539 // No peripheral dividers on 5567.
\r
540 return McuE_GetSystemClock();
\r
542 uint32_t sysClock = McuE_GetSystemClock();
\r
543 vuint32_t prescaler;
\r
546 // See table 3.1, section 3.4.5 Peripheral Clock dividers
\r
549 case PERIPHERAL_CLOCK_FLEXCAN_A:
\r
550 case PERIPHERAL_CLOCK_DSPI_A:
\r
551 #if defined(CFG_MPC5516)
\r
552 prescaler = SIU.SYSCLK.B.LPCLKDIV0;
\r
556 case PERIPHERAL_CLOCK_PIT:
\r
557 case PERIPHERAL_CLOCK_ESCI_A:
\r
558 case PERIPHERAL_CLOCK_IIC_A:
\r
559 #if defined(CFG_MPC5516)
\r
560 prescaler = SIU.SYSCLK.B.LPCLKDIV1;
\r
564 case PERIPHERAL_CLOCK_FLEXCAN_B:
\r
565 case PERIPHERAL_CLOCK_FLEXCAN_C:
\r
566 case PERIPHERAL_CLOCK_FLEXCAN_D:
\r
567 case PERIPHERAL_CLOCK_FLEXCAN_E:
\r
568 case PERIPHERAL_CLOCK_FLEXCAN_F:
\r
569 #if defined(CFG_MPC5516)
\r
570 prescaler = SIU.SYSCLK.B.LPCLKDIV2;
\r
574 case PERIPHERAL_CLOCK_DSPI_B:
\r
575 case PERIPHERAL_CLOCK_DSPI_C:
\r
576 case PERIPHERAL_CLOCK_DSPI_D:
\r
577 #if defined(CFG_MPC5516)
\r
578 prescaler = SIU.SYSCLK.B.LPCLKDIV3;
\r
582 case PERIPHERAL_CLOCK_ESCI_B:
\r
583 case PERIPHERAL_CLOCK_ESCI_C:
\r
584 case PERIPHERAL_CLOCK_ESCI_D:
\r
585 case PERIPHERAL_CLOCK_ESCI_E:
\r
586 case PERIPHERAL_CLOCK_ESCI_F:
\r
587 case PERIPHERAL_CLOCK_ESCI_G:
\r
588 case PERIPHERAL_CLOCK_ESCI_H:
\r
589 #if defined(CFG_MPC5516)
\r
590 prescaler = SIU.SYSCLK.B.LPCLKDIV4;
\r
594 case PERIPHERAL_CLOCK_EMIOS:
\r
595 #if defined(CFG_MPC5516)
\r
596 prescaler = SIU.SYSCLK.B.LPCLKDIV5;
\r
600 case PERIPHERAL_CLOCK_MLB:
\r
601 #if defined(CFG_MPC5516)
\r
602 prescaler = SIU.SYSCLK.B.LPCLKDIV6;
\r
611 return sysClock/(1<<prescaler);
\r
617 * Function to setup the internal flash for optimal performance
\r
620 static void Mcu_ConfigureFlash(void)
\r
622 /* These flash settings increases the CPU performance of 7 times compared
\r
623 to reset default settings!! */
\r
625 #if defined(CFG_MPC5516)
\r
626 /* Disable pipelined reads when flash options are changed. */
\r
627 FLASH.MCR.B.PRD = 1;
\r
629 /* Enable master prefetch for e200z1 and eDMA. */
\r
630 FLASH.PFCRP0.B.M0PFE = 1;
\r
631 FLASH.PFCRP0.B.M2PFE = 1;
\r
633 /* Address pipelining control. Must be set to the same value as RWSC. */
\r
634 FLASH.PFCRP0.B.APC = 2;
\r
635 FLASH.PFCRP0.B.RWSC = 2;
\r
637 /* Write wait states. */
\r
638 FLASH.PFCRP0.B.WWSC = 1;
\r
640 /* Enable data prefetch. */
\r
641 FLASH.PFCRP0.B.DPFEN = 1;
\r
643 /* Enable instruction prefetch. */
\r
644 FLASH.PFCRP0.B.IPFEN = 1;
\r
646 /* Prefetch algorithm. */
\r
647 /* TODO: Ask Freescale about this option. */
\r
648 FLASH.PFCRP0.B.PFLIM = 2;
\r
650 /* Enable line read buffers. */
\r
651 FLASH.PFCRP0.B.BFEN = 1;
\r
653 /* Enable pipelined reads again. */
\r
654 FLASH.MCR.B.PRD = 0;
\r
655 #elif defined(CFG_MPC5554) || defined(CFG_MPC5567)
\r
656 //TODO: Lägg till flash för mpc5554 &67
\r
660 void McuE_EnableInterrupts(void)
\r
665 void McuE_DisableInterrupts(void)
\r