LX CPU1: Difference between revisions
| (2 intermediate revisions by the same user not shown) | |||
| Line 3: | Line 3: | ||
== ISE Design Suite == | == ISE Design Suite == | ||
ISE 14.6 is known to work well for Spartan6, WebPack edition is sufficient | ISE 14.6 is known to work well for Spartan6, WebPack edition is sufficient, however the board is using customized Tumbl core coprocessor, which is based off Microblaze from EDK. You can use versions 13.4+, as there is the fix for errata preventing 9K block ram initialization. Additional information for ISE deployment under Linux system can be found [http://rtime.felk.cvut.cz/hw/index.php/Xilinx_ISE here]. | ||
== Board notes == | == Board notes == | ||
| Line 10: | Line 10: | ||
#: [http://www.xilinx.com/support/documentation/user_guides/ug380.pdf Xilinx configuration guide] recommends using an external pull-up resistor for DONE pin, 330 Ohms to Vcco_2 voltage. | #: [http://www.xilinx.com/support/documentation/user_guides/ug380.pdf Xilinx configuration guide] recommends using an external pull-up resistor for DONE pin, 330 Ohms to Vcco_2 voltage. | ||
#BLS1 pin | #BLS1 pin | ||
#: Random problems (reason unknown) occuring with BLS1 not being asserted upon memory bus write transaction (for 32-bit and 16-bit). At the moment it appears to be either soldering problem or | #: Random problems (reason unknown) occuring with BLS1 not being asserted upon memory bus write transaction (for 32-bit and 16-bit). At the moment it appears to be either soldering problem or HW issue. Identified by memory bus verification failing upon writing the respective bits regardless of External Memory Controller setup. | ||
Latest revision as of 14:40, 10 September 2013
This page describes "LX CPU1" developer board made by PiKRON, with LPC1788 and Spartan6.
ISE Design Suite
ISE 14.6 is known to work well for Spartan6, WebPack edition is sufficient, however the board is using customized Tumbl core coprocessor, which is based off Microblaze from EDK. You can use versions 13.4+, as there is the fix for errata preventing 9K block ram initialization. Additional information for ISE deployment under Linux system can be found here.
Board notes
- DONE pin
- Xilinx configuration guide recommends using an external pull-up resistor for DONE pin, 330 Ohms to Vcco_2 voltage.
- BLS1 pin
- Random problems (reason unknown) occuring with BLS1 not being asserted upon memory bus write transaction (for 32-bit and 16-bit). At the moment it appears to be either soldering problem or HW issue. Identified by memory bus verification failing upon writing the respective bits regardless of External Memory Controller setup.