arch/mips/pnx833x/common/platform.c

   1 /*
   2  *  platform.c: platform support for PNX833X.
   3  *
   4  *  Copyright 2008 NXP Semiconductors
   5  *        Chris Steel <chris.steel@nxp.com>
   6  *    Daniel Laird <daniel.j.laird@nxp.com>
   7  *
   8  *  Based on software written by:
   9  *      Nikita Youshchenko <yoush@debian.org>, based on PNX8550 code.
  10  *
  11  *  This program is free software; you can redistribute it and/or modify
  12  *  it under the terms of the GNU General Public License as published by
  13  *  the Free Software Foundation; either version 2 of the License, or
  14  *  (at your option) any later version.
  15  *
  16  *  This program is distributed in the hope that it will be useful,
  17  *  but WITHOUT ANY WARRANTY; without even the implied warranty of
  18  *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  19  *  GNU General Public License for more details.
  20  *
  21  *  You should have received a copy of the GNU General Public License
  22  *  along with this program; if not, write to the Free Software
  23  *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  24  */
  25 #include <linux/device.h>
  26 #include <linux/dma-mapping.h>
  27 #include <linux/platform_device.h>
  28 #include <linux/kernel.h>
  29 #include <linux/init.h>
  30 #include <linux/resource.h>
  31 #include <linux/serial.h>
  32 #include <linux/serial_pnx8xxx.h>
  33 #include <linux/mtd/nand.h>
  34 #include <linux/mtd/partitions.h>
  35
  36 #ifdef CONFIG_I2C_PNX0105
  37 /* Until i2c driver available in kernel.*/
  38 #include <linux/i2c-pnx0105.h>
  39 #endif
  40
  41 #include <irq.h>
  42 #include <irq-mapping.h>
  43 #include <pnx833x.h>
  44
  45 static u64 uart_dmamask     = DMA_BIT_MASK(32);
  46
  47 static struct resource pnx833x_uart_resources[] = {
  48         [0] = {
  49                 .start          = PNX833X_UART0_PORTS_START,
  50                 .end            = PNX833X_UART0_PORTS_END,
  51                 .flags          = IORESOURCE_MEM,
  52         },
  53         [1] = {
  54                 .start          = PNX833X_PIC_UART0_INT,
  55                 .end            = PNX833X_PIC_UART0_INT,
  56                 .flags          = IORESOURCE_IRQ,
  57         },
  58         [2] = {
  59                 .start          = PNX833X_UART1_PORTS_START,
  60                 .end            = PNX833X_UART1_PORTS_END,
  61                 .flags          = IORESOURCE_MEM,
  62         },
  63         [3] = {
  64                 .start          = PNX833X_PIC_UART1_INT,
  65                 .end            = PNX833X_PIC_UART1_INT,
  66                 .flags          = IORESOURCE_IRQ,
  67         },
  68 };
  69
  70 struct pnx8xxx_port pnx8xxx_ports[] = {
  71         [0] = {
  72                 .port   = {
  73                         .type           = PORT_PNX8XXX,
  74                         .iotype         = UPIO_MEM,
  75                         .membase        = (void __iomem *)PNX833X_UART0_PORTS_START,
  76                         .mapbase        = PNX833X_UART0_PORTS_START,
  77                         .irq            = PNX833X_PIC_UART0_INT,
  78                         .uartclk        = 3692300,
  79                         .fifosize       = 16,
  80                         .flags          = UPF_BOOT_AUTOCONF,
  81                         .line           = 0,
  82                 },
  83         },
  84         [1] = {
  85                 .port   = {
  86                         .type           = PORT_PNX8XXX,
  87                         .iotype         = UPIO_MEM,
  88                         .membase        = (void __iomem *)PNX833X_UART1_PORTS_START,
  89                         .mapbase        = PNX833X_UART1_PORTS_START,
  90                         .irq            = PNX833X_PIC_UART1_INT,
  91                         .uartclk        = 3692300,
  92                         .fifosize       = 16,
  93                         .flags          = UPF_BOOT_AUTOCONF,
  94                         .line           = 1,
  95                 },
  96         },
  97 };
  98
  99 static struct platform_device pnx833x_uart_device = {
 100         .name           = "pnx8xxx-uart",
 101         .id             = -1,
 102         .dev = {
 103                 .dma_mask               = &uart_dmamask,
 104                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 105                 .platform_data          = pnx8xxx_ports,
 106         },
 107         .num_resources  = ARRAY_SIZE(pnx833x_uart_resources),
 108         .resource       = pnx833x_uart_resources,
 109 };
 110
 111 static u64 ehci_dmamask     = DMA_BIT_MASK(32);
 112
 113 static struct resource pnx833x_usb_ehci_resources[] = {
 114         [0] = {
 115                 .start          = PNX833X_USB_PORTS_START,
 116                 .end            = PNX833X_USB_PORTS_END,
 117                 .flags          = IORESOURCE_MEM,
 118         },
 119         [1] = {
 120                 .start          = PNX833X_PIC_USB_INT,
 121                 .end            = PNX833X_PIC_USB_INT,
 122                 .flags          = IORESOURCE_IRQ,
 123         },
 124 };
 125
 126 static struct platform_device pnx833x_usb_ehci_device = {
 127         .name           = "pnx833x-ehci",
 128         .id             = -1,
 129         .dev = {
 130                 .dma_mask               = &ehci_dmamask,
 131                 .coherent_dma_mask      = DMA_BIT_MASK(32),
 132         },
 133         .num_resources  = ARRAY_SIZE(pnx833x_usb_ehci_resources),
 134         .resource       = pnx833x_usb_ehci_resources,
 135 };
 136
 137 #ifdef CONFIG_I2C_PNX0105
 138 static struct resource pnx833x_i2c0_resources[] = {
 139         {
 140                 .start          = PNX833X_I2C0_PORTS_START,
 141                 .end            = PNX833X_I2C0_PORTS_END,
 142                 .flags          = IORESOURCE_MEM,
 143         },
 144         {
 145                 .start          = PNX833X_PIC_I2C0_INT,
 146                 .end            = PNX833X_PIC_I2C0_INT,
 147                 .flags          = IORESOURCE_IRQ,
 148         },
 149 };
 150
 151 static struct resource pnx833x_i2c1_resources[] = {
 152         {
 153                 .start          = PNX833X_I2C1_PORTS_START,
 154                 .end            = PNX833X_I2C1_PORTS_END,
 155                 .flags          = IORESOURCE_MEM,
 156         },
 157         {
 158                 .start          = PNX833X_PIC_I2C1_INT,
 159                 .end            = PNX833X_PIC_I2C1_INT,
 160                 .flags          = IORESOURCE_IRQ,
 161         },
 162 };
 163
 164 static struct i2c_pnx0105_dev pnx833x_i2c_dev[] = {
 165         {
 166                 .base = PNX833X_I2C0_PORTS_START,
 167                 .irq = -1, /* should be PNX833X_PIC_I2C0_INT but polling is faster */
 168                 .clock = 6,     /* 0 == 400 kHz, 4 == 100 kHz(Maximum HDMI), 6 = 50kHz(Preferred HDCP) */
 169                 .bus_addr = 0,  /* no slave support */
 170         },
 171         {
 172                 .base = PNX833X_I2C1_PORTS_START,
 173                 .irq = -1,      /* on high freq, polling is faster */
 174                 /*.irq = PNX833X_PIC_I2C1_INT,*/
 175                 .clock = 4,     /* 0 == 400 kHz, 4 == 100 kHz. 100 kHz seems a safe default for now */
 176                 .bus_addr = 0,  /* no slave support */
 177         },
 178 };
 179
 180 static struct platform_device pnx833x_i2c0_device = {
 181         .name           = "i2c-pnx0105",
 182         .id             = 0,
 183         .dev = {
 184                 .platform_data = &pnx833x_i2c_dev[0],
 185         },
 186         .num_resources  = ARRAY_SIZE(pnx833x_i2c0_resources),
 187         .resource       = pnx833x_i2c0_resources,
 188 };
 189
 190 static struct platform_device pnx833x_i2c1_device = {
 191         .name           = "i2c-pnx0105",
 192         .id             = 1,
 193         .dev = {
 194                 .platform_data = &pnx833x_i2c_dev[1],
 195         },
 196         .num_resources  = ARRAY_SIZE(pnx833x_i2c1_resources),
 197         .resource       = pnx833x_i2c1_resources,
 198 };
 199 #endif
 200
 201 static u64 ethernet_dmamask = DMA_BIT_MASK(32);
 202
 203 static struct resource pnx833x_ethernet_resources[] = {
 204         [0] = {
 205                 .start = PNX8335_IP3902_PORTS_START,
 206                 .end   = PNX8335_IP3902_PORTS_END,
 207                 .flags = IORESOURCE_MEM,
 208         },
 209 #ifdef CONFIG_SOC_PNX8335
 210         [1] = {
 211                 .start = PNX8335_PIC_ETHERNET_INT,
 212                 .end   = PNX8335_PIC_ETHERNET_INT,
 213                 .flags = IORESOURCE_IRQ,
 214         },
 215 #endif
 216 };
 217
 218 static struct platform_device pnx833x_ethernet_device = {
 219         .name = "ip3902-eth",
 220         .id   = -1,
 221         .dev  = {
 222                 .dma_mask          = &ethernet_dmamask,
 223                 .coherent_dma_mask = DMA_BIT_MASK(32),
 224         },
 225         .num_resources = ARRAY_SIZE(pnx833x_ethernet_resources),
 226         .resource      = pnx833x_ethernet_resources,
 227 };
 228
 229 static struct resource pnx833x_sata_resources[] = {
 230         [0] = {
 231                 .start = PNX8335_SATA_PORTS_START,
 232                 .end   = PNX8335_SATA_PORTS_END,
 233                 .flags = IORESOURCE_MEM,
 234         },
 235         [1] = {
 236                 .start = PNX8335_PIC_SATA_INT,
 237                 .end   = PNX8335_PIC_SATA_INT,
 238                 .flags = IORESOURCE_IRQ,
 239         },
 240 };
 241
 242 static struct platform_device pnx833x_sata_device = {
 243         .name          = "pnx833x-sata",
 244         .id            = -1,
 245         .num_resources = ARRAY_SIZE(pnx833x_sata_resources),
 246         .resource      = pnx833x_sata_resources,
 247 };
 248
 249 static void
 250 pnx833x_flash_nand_cmd_ctrl(struct mtd_info *mtd, int cmd, unsigned int ctrl)
 251 {
 252         struct nand_chip *this = mtd->priv;
 253         unsigned long nandaddr = (unsigned long)this->IO_ADDR_W;
 254
 255         if (cmd == NAND_CMD_NONE)
 256                 return;
 257
 258         if (ctrl & NAND_CLE)
 259                 writeb(cmd, (void __iomem *)(nandaddr + PNX8335_NAND_CLE_MASK));
 260         else
 261                 writeb(cmd, (void __iomem *)(nandaddr + PNX8335_NAND_ALE_MASK));
 262 }
 263
 264 static struct platform_nand_data pnx833x_flash_nand_data = {
 265         .chip = {
 266                 .nr_chips               = 1,
 267                 .chip_delay             = 25,
 268         },
 269         .ctrl = {
 270                 .cmd_ctrl               = pnx833x_flash_nand_cmd_ctrl
 271         }
 272 };
 273
 274 /*
 275  * Set start to be the correct address (PNX8335_NAND_BASE with no 0xb!!),
 276  * 12 bytes more seems to be the standard that allows for NAND access.
 277  */
 278 static struct resource pnx833x_flash_nand_resource = {
 279         .start  = PNX8335_NAND_BASE,
 280         .end    = PNX8335_NAND_BASE + 12,
 281         .flags  = IORESOURCE_MEM,
 282 };
 283
 284 static struct platform_device pnx833x_flash_nand = {
 285         .name           = "gen_nand",
 286         .id                     = -1,
 287         .num_resources  = 1,
 288         .resource           = &pnx833x_flash_nand_resource,
 289         .dev            = {
 290                 .platform_data = &pnx833x_flash_nand_data,
 291         },
 292 };
 293
 294 static struct platform_device *pnx833x_platform_devices[] __initdata = {
 295         &pnx833x_uart_device,
 296         &pnx833x_usb_ehci_device,
 297 #ifdef CONFIG_I2C_PNX0105
 298         &pnx833x_i2c0_device,
 299         &pnx833x_i2c1_device,
 300 #endif
 301         &pnx833x_ethernet_device,
 302         &pnx833x_sata_device,
 303         &pnx833x_flash_nand,
 304 };
 305
 306 static int __init pnx833x_platform_init(void)
 307 {
 308         int res;
 309
 310         res = platform_add_devices(pnx833x_platform_devices,
 311                                    ARRAY_SIZE(pnx833x_platform_devices));
 312
 313         return res;
 314 }
 315
 316 arch_initcall(pnx833x_platform_init);