]> rtime.felk.cvut.cz Git - l4.git/blob - l4/pkg/arm_drivers/input/src/kp-omap.h
e2ab77101900bb25b30fe66ad939ff7bcd4927c0
[l4.git] / l4 / pkg / arm_drivers / input / src / kp-omap.h
1 #pragma once
2
3 /* Module ids */
4 #define TWL4030_MODULE_USB              0x00
5 #define TWL4030_MODULE_AUDIO_VOICE      0x01
6 #define TWL4030_MODULE_GPIO             0x02
7 #define TWL4030_MODULE_INTBR            0x03
8 #define TWL4030_MODULE_PIH              0x04
9 #define TWL4030_MODULE_TEST             0x05
10 #define TWL4030_MODULE_KEYPAD           0x06
11 #define TWL4030_MODULE_MADC             0x07
12 #define TWL4030_MODULE_INTERRUPTS       0x08
13 #define TWL4030_MODULE_LED              0x09
14 #define TWL4030_MODULE_MAIN_CHARGE      0x0A
15 #define TWL4030_MODULE_PRECHARGE        0x0B
16 #define TWL4030_MODULE_PWM0             0x0C
17 #define TWL4030_MODULE_PWM1             0x0D
18 #define TWL4030_MODULE_PWMA             0x0E
19 #define TWL4030_MODULE_PWMB             0x0F
20 #define TWL4030_MODULE_BACKUP           0x10
21 #define TWL4030_MODULE_INT              0x11
22 #define TWL4030_MODULE_PM_MASTER        0x12
23 #define TWL4030_MODULE_PM_RECEIVER      0x13
24 #define TWL4030_MODULE_RTC              0x14
25 #define TWL4030_MODULE_SECURED_REG      0x15
26 #define TWL4030_MODULES                 TWL4030_MODULE_SECURED_REG
27
28 /* Module address bases */
29 /* USB ID */
30 #define TWL4030_BASE_USB                0x00
31 /* AUD ID */
32 #define TWL4030_BASE_AUDIO_VOICE        0x00
33 #define TWL4030_BASE_GPIO               0x98
34 #define TWL4030_BASE_INTBR              0x85
35 #define TWL4030_BASE_PIH                0x80
36 #define TWL4030_BASE_TEST               0x4C
37 /* AUX ID */
38 #define TWL4030_BASE_INTERRUPTS         0xB9
39 #define TWL4030_BASE_LED                0xEE
40 #define TWL4030_BASE_MADC               0x00
41 #define TWL4030_BASE_MAIN_CHARGE        0x74
42 #define TWL4030_BASE_PRECHARGE  0xAA
43 #define TWL4030_BASE_PWM0               0xF8
44 #define TWL4030_BASE_PWM1               0xFB
45 #define TWL4030_BASE_PWMA               0xEF
46 #define TWL4030_BASE_PWMB               0xF1
47 #define TWL4030_BASE_KEYPAD             0xD2
48 /* POWER ID */
49 #define TWL4030_BASE_BACKUP             0x14
50 #define TWL4030_BASE_INT                0x2E
51 #define TWL4030_BASE_PM_MASTER          0x36
52 #define TWL4030_BASE_PM_RECIEVER        0x5B
53 #define TWL4030_BASE_RTC                0x1C
54 #define TWL4030_BASE_SECURED_REG        0x00
55
56 /* Primary Interrupt Handler registers */
57 #define REG_PIH_ISR_P1                  0x01
58 #define REG_PIH_ISR_P2                  0x02
59 #define REG_PIH_SIR                     0x03
60
61 /* Keypad module registers */
62 #define REG_KEYP_CTRL_REG               0x00
63 #define REG_KEY_DEB_REG                 0x01
64 #define REG_LONG_KEY_REG1               0x02
65 #define REG_LK_PTV_REG                  0x03
66 #define REG_TIME_OUT_REG1               0x04
67 #define REG_TIME_OUT_REG2               0x05
68 #define REG_KBC_REG                     0x06
69 #define REG_KBR_REG                     0x07
70 #define REG_KEYP_SMS                    0x08
71 #define REG_FULL_CODE_7_0               0x09
72 #define REG_FULL_CODE_7_0               0x09
73 #define REG_FULL_CODE_15_8              0x0A
74 #define REG_FULL_CODE_23_16             0x0B
75 #define REG_FULL_CODE_31_24             0x0C
76 #define REG_FULL_CODE_39_32             0x0D
77 #define REG_FULL_CODE_47_40             0x0E
78 #define REG_FULL_CODE_55_48             0x0F
79 #define REG_FULL_CODE_63_56             0x10
80 #define REG_KEYP_ISR1                   0x11
81 #define REG_KEYP_IMR1                   0x12
82 #define REG_KEYP_ISR2                   0x13
83 #define REG_KEYP_IMR2                   0x14
84 #define REG_KEYP_SIR                    0x15
85 #define REG_KEYP_EDR                    0x16
86 #define REG_KEYP_SIH_CTRL               0x17
87
88 #if 0
89 /* Keypad registers */
90 #define KEYP_CTRL_REG           0xD2
91 #define KEY_DEB_REG             0xD3
92 #define LONG_KEY_REG1           0xD4
93 #define LK_PTV_REG              0xD5
94 #define TIME_OUT_REG1           0xD6
95 #define TIME_OUT_REG2           0xD7
96 #define KBC_REG                 0xD8
97 #define KBR_REG                 0xD9
98 #define KEYP_SMS                0xDA
99 #define FULL_CODE_7_0           0xDB
100 #define FULL_CODE_15_8          0xDC
101 #define FULL_CODE_23_16         0xDD
102 #define FULL_CODE_31_24         0xDE
103 #define FULL_CODE_39_32         0xDF
104 #define FULL_CODE_47_40         0xE0
105 #define FULL_CODE_55_48         0xE1
106 #define FULL_CODE_63_56         0xE2
107 #define KEYP_ISR1               0xE3
108 #define KEYP_IMR1               0xE4
109 #define KEYP_ISR2               0xE5
110 #define KEYP_IMR2               0xE6
111 #define KEYP_SIR                0xE7
112 #define KEYP_EDR                0xE8
113 #define KEYP_SIH_CTRL           0xE9
114 #endif